



Welcome United States Patent and Trademark Office

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((fpga<in>metadata) <and> (mhz<in>metadata)) <and> (pyr >= 1950 <...")

✉ e-mail

Your search matched 20 of 1168854 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Publication year in Descending order.

» [View Session History](#)» [New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

((fpga<in>metadata) <and> (mhz<in>metadata)) <and> (pyr >= 1950 <and> pyr < >>


☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

- ☐ 1. **A 145 MHz user-programmable gate array**
do Valle Simoes, E.; Barone, D.A.C.;
Rapid System Prototyping, 1995. Proceedings., Sixth IEEE International Workshop on 7-9 June 1995 Page(s):226 - 232
[AbstractPlus](#) | Full Text: [PDF](#)(588 KB) IEEE CNF
- ☐ 2. **On the re-quantization of data to implement high-order narrow-band filters using logic**
Dick, C.H.; Harris, F.;
Signals, Systems and Computers, 1995. 1995 Conference Record of the Twenty-Ninth Conference on
Volume 2, 30 Oct.-2 Nov. 1995 Page(s):1347 - 1351 vol.2
[AbstractPlus](#) | Full Text: [PDF](#)(428 KB) IEEE CNF
- ☐ 3. **Design of a systolic coprocessor for rational addition**
Jebelean, T.;
Application Specific Array Processors, 1995. Proceedings., International Conference on 24-26 July 1995 Page(s):282 - 289
[AbstractPlus](#) | Full Text: [PDF](#)(344 KB) IEEE CNF
- ☐ 4. **An FPGA-based point pattern matching processor with application to fingerprint**
Ratha, N.K.; Jain, A.K.; Rover, D.T.;
Computer Architectures for Machine Perception, 1995. Proceedings. CAMP '95 18-20 Sept. 1995 Page(s):394 - 401
[AbstractPlus](#) | Full Text: [PDF](#)(640 KB) IEEE CNF
- ☐ 5. **An automated design process for the CHAMP module**
Patriquin, R.; Gurevich, I.;
Aerospace and Electronics Conference, 1995. NAECON 1995., Proceedings of the IEE Volume 1, 22-26 May 1995 Page(s):417 - 424 vol.1
[AbstractPlus](#) | Full Text: [PDF](#)(600 KB) IEEE CNF
- ☐ 6. **A dedicated digital unit for event recognition and centroiding in photon counting CCDs**
Achdjian, P.; D'Angelo, S.; Quadrini, E.; Sechi, G.R.; Tanzi, E.G.;
Real-Time Systems, 1995. Proceedings., Seventh Euromicro Workshop on 14-16 June 1995 Page(s):71 - 78

[AbstractPlus](#) | Full Text: [PDF\(536 KB\)](#) IEEE CNF

- ☐ 7. **Flexible IF processors for future communications payloads**
Barretto, P.S.D.R.;
Microwave and Optoelectronics Conference, 1995. Proceedings., 1995 SBMO/IEEE M
Volume 1, 24-27 July 1995 Page(s):194 - 199 vol.1
[AbstractPlus](#) | Full Text: [PDF\(288 KB\)](#) IEEE CNF
- ☐ 8. **Time-area efficient multiplier-free filter architectures for FPGA implementation**
Shajaan, M.; Nielsen, K.; Sorensen, J.A.;
Acoustics, Speech, and Signal Processing, 1995. ICASSP-95., 1995 International Conf
Volume 5, 9-12 May 1995 Page(s):3251 - 3254 vol.5
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE CNF
- ☐ 9. **A high level design solution for FPGA's**
Makhijani, H.; Meier, S.;
WESCON/94. 'Idea/Microelectronics'. Conference Record
27-29 Sept. 1994 Page(s):596 - 603
[AbstractPlus](#) | Full Text: [PDF\(376 KB\)](#) IEEE CNF
- ☐ 10. **The flexibility of the QuickLogic FPGA architecture**
Small, B.;
WESCON/94. 'Idea/Microelectronics'. Conference Record
27-29 Sept. 1994 Page(s):688 - 691
[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF
- ☐ 11. **Custom design of a hardware fuzzy logic controller**
Hung, D.L.;
Fuzzy Systems, 1994. IEEE World Congress on Computational Intelligence., Proceedi
IEEE Conference on
26-29 June 1994 Page(s):1781 - 1785 vol.3
[AbstractPlus](#) | Full Text: [PDF\(328 KB\)](#) IEEE CNF
- ☐ 12. **Some design issues in multi-chip FPGA implementation of DSP algorithms**
Saha, A.; Krishnamurthy, R.;
Rapid System Prototyping, 1994. 'Shortening the Path from Specification to Prototype'.
Fifth International Workshop on
21-23 June 1994 Page(s):131 - 140
[AbstractPlus](#) | Full Text: [PDF\(952 KB\)](#) IEEE CNF
- ☐ 13. **Peripheral component interconnect (PCI) interface with the QuickLogic QL16x24**
Geber, C.; Yee, K.;
WESCON/94. 'Idea/Microelectronics'. Conference Record
27-29 Sept. 1994 Page(s):568 - 573
[AbstractPlus](#) | Full Text: [PDF\(364 KB\)](#) IEEE CNF
- ☐ 14. **A high speed graphics processing application using FPGAs**
Owyang, K.A.;
WESCON/94. 'Idea/Microelectronics'. Conference Record
27-29 Sept. 1994 Page(s):552 - 556
[AbstractPlus](#) | Full Text: [PDF\(484 KB\)](#) IEEE CNF
- ☐ 15. **A 100 MHz FPGA based floating point adder**
Narasimhan, D.; Fernandes, D.; Raj, V.K.; Dorenbosch, J.; Bowden, M.; Kapoor, V.S.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):3.1.1 - 3.1.4
[AbstractPlus](#) | Full Text: [PDF\(268 KB\)](#) IEEE CNF

16. **A new high performance field programmable gate array family**
Whitney, T.; Schlageter, J.;
Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings.,
International Conference on
3-6 Oct. 1993 Page(s):216 - 219
[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE CNF
17. **ORCA: a high speed, high density FPGA architecture**
Krambeck, R.H.; Chen, C.T.; Tsui, R.Y.;
Compcon Spring '93, Digest of Papers.
22-26 Feb. 1993 Page(s):367 - 372
[AbstractPlus](#) | Full Text: [PDF\(500 KB\)](#) IEEE CNF
18. **Spyder: a reconfigurable VLIW processor using FPGAs**
Iseli, C.; Sanchez, E.;
FPGAs for Custom Computing Machines, 1993. Proceedings. IEEE Workshop on
5-7 April 1993 Page(s):17 - 24
[AbstractPlus](#) | Full Text: [PDF\(424 KB\)](#) IEEE CNF
19. **A modular 0.8 μm technology for high performance dielectric antifuse field programmable arrays**
Chen, J.; Eltoukhy, S.; Yen, S.; Wang, R.; Issaq, F.; Bakker, G.; Yeh, J.L.; Poon, E.; Liu
VLSI Technology, Systems, and Applications, 1993. Proceedings of Technical Papers.
International Symposium on
12-14 May 1993 Page(s):160 - 164
[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE CNF
20. **Dynamic response of the double buffered frequency measurement method**
Prokin, M.;
Instrumentation and Measurement Technology Conference, 1992. IMTC '92., 9th IEEE
12-14 May 1992 Page(s):46 - 51
[AbstractPlus](#) | Full Text: [PDF\(388 KB\)](#) IEEE CNF
- 

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	7	(US-20040088150-\$).did. or (US-6188975-\$ or US-5870588-\$ or US-5937185-\$ or US-3891974-\$ or US-5594890-\$ or US-6057706-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/06/13 11:35
S1	12	(hardware with software with (co-verification coverification)).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 11:22
S3	3	("6321366" "6810442" "6754763").pn.	USPAT	OR	OFF	2005/06/03 10:45
S4	843	(Swoboda).in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 10:46
S5	29	(profit).in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 10:47
S6	25	"703".clas. and S4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 10:58
S7	1	"716".clas. and S4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 10:59
S8	16	(FPGA PLD (reconfigurable with logic)) and (DMA) and (testbench)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 11:04
S9	149	(EDA) and DMA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 11:05
S10	68	(hardware with software with (co-verification coverification))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:37
S11	10	("5493723" "6356862" "6223272" "6223144" "5329471" "5546562" "6263302" "6188975" "6332201" "6032268").pn.	USPAT	OR	OFF	2005/06/03 11:23
S12	4	("5911059" "6173419").pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 11:40
S14	8	("5663900" "6161199" "6347395" "6009270" "6185522" "6223144" "6173419" "6516428").pn.	USPAT	OR	OFF	2005/06/03 11:44

S15	5	("6202044" "5748875" "5978584" "6356862" "6718294").pn.	USPAT	OR	OFF	2005/06/03 11:48
S16	3	("5748875" "6202044" "5493723").pn.	USPAT	OR	OFF	2005/06/03 11:49
S17	0	(EDA) same ((internal with bus) with (PLA PLD FPGA MCM))	USPAT	OR	OFF	2005/06/06 15:04
S18	27	(EDA) with (PLA PLD FPGA MCM)	USPAT	OR	OFF	2005/06/03 11:58
S19	0	"09/954715"	USPAT	OR	OFF	2005/06/03 11:58
S20	0	"09/954715"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 11:58
S21	1	"09918600"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 12:39
S22	0	EDA same PCI same DMA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 12:00
S23	14	EDA same PCI	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 12:00
S24	107	(hardware with software with (co-simulation cosimulation))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 12:07
S25	2	"6009256".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 12:26

S26	128	("3106698" "3287702" "3287703" "3473160" "4020469" "4306286" "4386403" "4488354" "4503386" "4541071" "4577276" "4578761" "4593363" "4612618" "4621339" "4642487" "4656580" "4656592" "4675832" "4682440" "4695999" "4697241" "4700187" "4706216" "4736338" "4740919" "4744084" "4747102" "4752887" "4758985" "4768196" "4777606" "4786904" "4787061" "4791602" "4803636" "4811214" "4815003" "4823276" "4827427" "4835705" "4849904" "4849928" "4862347" "4870302" "4872125" "4876466" "4882690" "4901259" "4901260" "4908772" "4914612" "4918440" "4918594" "4922432" "4924429" "4931946" "4935734" "4942536" "4942615" "4945503" "4949275" "4951220" "4965739" "5003487" "5023775" "5036473" "5041986" "5046017" "5051938" "5053980" "5081602" "5084824" "5093920" "5109353" "5114353" "5126966" "5128871" "5140526" "5146460" "5189628" "5193068" "5197016" "5224056" "5231588" "5231589" "5233539" "5253181" "5258932" "5259006" "5260881" "5263149" "5272651" "5329470" "5343406" "5352123" "5371390" "5377124" "5425036" "5448496" "5448522" "5452227" "5452231" "5452239" "5467462" "5475830" "5477475" "5504354" "5563829" "5612891" "5644515" "5649167" "5649176" "5654564" "5657241" "5659716" "5661409" "5661662" "5761097" "5796623" "5841967" "5867541" "6009256" "6009531").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:16
S27	20	(US-5937179-\$ or US-5684721-\$ or US-5329471-\$ or US-6691268-\$ or US-6836877-\$ or US-5546562-\$ or US-6356862-\$ or US-6223144-\$ or US-6188975-\$ or US-5663900-\$ or US-6202044-\$ or US-6286114-\$ or US-6182247-\$ or US-6212489-\$ or US-6052524-\$ or US-6075935-\$ or US-6209120-\$).did. or (US-6212489-\$ or US-6188975-\$ or US-6009256-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/03 15:44
S28	11	S27 and (eda and model and bus (reconfig\$ FPGA PLD) and memory)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:34
S29	1	S28 and DMA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:21
S30	4	S27 and DMA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:21
S31	1	S28 and (shared adj memory)	USPAT; DERWENT	OR	OFF	2005/06/03 14:30
S32	2	S27 and (eda and model and bus and (reconfig\$ FPGA PLD) and memory)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:34
S33	9	S27 not S28	USPAT; DERWENT	OR	OFF	2005/06/03 14:44
S35	1	(behavioral with (RTL gate)).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:45

S36	32	(behavioral with synthesi\$6).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:50
S37	0	"7564951".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:50
S38	2	"5764951".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 14:50
S39	8	("4827427" "5111413" "5128871" "5237513" "5274793" "5437037" "5544066" "5572437").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:50
S40	31	("4353117" "4587625" "4635208" "4675832" "4697241" "4703435" "4789944" "4805113" "4813013" "4827427" "4831543" "4833619" "4890238" "4908772" "4918614" "4922432" "4965741" "4967367" "4970664" "5005136" "5034899" "5084824" "5111413" "5164908" "5164911" "5220512" "5222030" "T940008" "T940020").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:51
S41	10	eda and ((shar\$3 adj3 memory) with (co-simulation cosimulation co-emulation coemulation coverification co-verification))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:54
S42	10	eda and (((shar\$3 common central host) adj3 memory) with (co-simulation cosimulation co-emulation coemulation coverification co-verification))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:54
S43	10	eda and (((shar\$3 common central target) adj3 memory) with (co-simulation cosimulation co-emulation coemulation coverification co-verification))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:55
S44	0	(hardware with design with tool) and (((shar\$3 common central target) adj3 memory) with (co-simulation cosimulation co-emulation coemulation coverification co-verification))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:56
S45	10	(design with tool) and (((shar\$3 common central target) adj3 memory) with (co-simulation cosimulation co-emulation coemulation coverification co-verification))	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:56
S46	127	((shared common host joint target) with memory) and (hardware with software) and (co-verification coverification cosimulation co-simulation)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 14:57
S47	2	"5838948".pn.	USPAT; DERWENT	OR	OFF	2005/06/03 15:48
S48	75	eda and.control\$4 and DMA	USPAT; DERWENT	OR	OFF	2005/06/06 11:36
S49	3	("5815688" "5838948" "6134516").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 15:50
S50	31	("4835736" "5058114" "5568437" "5572712" "5640542" "5717699" "5764079" "5821771" "5870410" "5960191" "6014334" "6016563" "6020758" "6157210" "6182247").PN. OR ("6286114").URPN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/03 16:40
S51	0	(FPGA PLD (reconfigurable adj logic)) same memory same (hardware with software) same (cosimualtion co-simulat\$6)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 16:52

S52	0	(FPGA PLD PLA) same memory same (hardware with software) same (cosimulation co-simulation)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 16:53
S53	1124	(FPGA PLD PLA) same memory same (hardware with software)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 16:53
S54	155	(FPGA PLD PLA) with memory with (hardware with software)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 16:53
S55	8	("5889685" "6370675" "6083269" "5838947").pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/03 17:00
S56	4	("5889685" "6370675" "6083269" "5838947").pn.	USPAT	OR	OFF	2005/06/03 17:00
S57	137	quickturn.as.	USPAT; DERWENT	OR	OFF	2005/06/06 14:53
S58	0	S57 and DMA	USPAT; DERWENT	OR	OFF	2005/06/06 11:37
S59	0	S57 and (direct with memory with access)	USPAT; DERWENT	OR	OFF	2005/06/06 11:38
S60	4	S57 and (shared with memory)	USPAT; DERWENT	OR	OFF	2005/06/06 11:39
S61	52	S57 and (memory with access)	USPAT; DERWENT	OR	OFF	2005/06/06 11:39
S62	3	S60 and S61	USPAT; DERWENT	OR	OFF	2005/06/06 11:39
S63	25	(US-5937179-\$ or US-5684721-\$ or US-5329471-\$ or US-6691268-\$ or US-6836877-\$ or US-5546562-\$ or US-6356862-\$ or US-6223144-\$ or US-6188975-\$ or US-5663900-\$ or US-6202044-\$ or US-6286114-\$ or US-6182247-\$ or US-6212489-\$ or US-6052524-\$ or US-6075935-\$ or US-6209120-\$ or US-5572437-\$ or US-6298320-\$ or US-6108494-\$ or US-5838948-\$ or US-5815688-\$ or US-5968161-\$ or US-5661662-\$).did. or (US-6286128-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/07 14:06
S64	3	S63 and (bus) and (shared with memory)	USPAT; DERWENT	OR	OFF	2005/06/06 14:24
S65	76	(bus) and (shared with memory) and (eda (electronic with design with automation))	USPAT; DERWENT	OR	OFF	2005/06/06 14:24
S66	8	S63 and (state with machine)	USPAT; DERWENT	OR	OFF	2005/06/06 14:44
S67	72	quickturn.as.	USPAT	OR	OFF	2005/06/06 14:53
S68	145	((internal with bus) with (reconfigurable PLA PLD FPGA MCM))	USPAT	OR	OFF	2005/06/06 15:19
S69	15	S68 and ((share\$4 with memory) and DMA)	USPAT	OR	OFF	2005/06/06 15:20
S70	3	("5197130" "5784630" "6167502").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/06 15:23

S71	180	("3106698" "3287702" "3287703" "3473160" "3810577" "3928730" "3955180" "4020469" "4032899" "4306286" "4315315" "4357678" "4386403" "4404635" "4459694" "4488354" "4503386" "4510602" "4524240" "4525789" "4527115" "4527249" "4539564" "4541071" "4577276" "4578761" "4583169" "4587625" "4593363" "4600846" "4612618" "4613940" "4621339" "4642487" "4656580" "4656592" "4674089" "4675832" "4695740" "4695950" "4695968" "4695999" "4697241" "4700187" "4706216" "4713557" "4722084" "4725835" "4725971" "4736338" "4740919" "4744084" "4747102" "4752887" "4758745" "4758985" "4761768" "4766569" "4768196" "4769817" "4777606" "4782440" "4782461" "4786904" "4787061" "4787062" "4791602" "4803636" "4811214" "4815003" "4819150" "4823276" "4827427" "4829202" "4835705" "4845633" "4849904" "4849928" "4854039" "4855669" "4862347" "4864165" "4868419" "4870302" "4873459" "4876466" "4879646" "4882690" "4899273" "4901259" "4901260" "4908772" "4914612" "4918440" "4918594" "4922432" "4924429" "4931946" "4935734" "4937827" "4942536" "4942615" "4945503" "4949275" "4951220" "4958324" "4965739" "4972334" "4972372" "5003487" "5023775" "5031129" "5036473" "5041986" "5046017" "5051938" "5053980" "5068812" "5081602" "5083083" "5084824" "5093920" "5109353" "5114353" "5126966").PN. OR ("5128871" "5140526" "5172011" "5224055" "5224056" "5231588" "5231589" "5233539" "5253363" "5259006" "5276854" "5321828" "5329470" "5329471" "5331571" "5339262" "5341483" "5345580" "5352123" "5377123" "5386550" "5396498" "5425036" "5437037" "5448496" "5448522" "5452231" "5452239" "5475624" "5475830" "5477475" "5479355" "5530958" "5544069" "5546562" "5551013" "5563829" "5572710" "5574388" "5596742" "5612891" "5623664" "5649176" "5659716").PN. OR ("5970240").URPN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/06 15:27
S72	2	09/900124	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 15:50
S73	840	(DMA with PCI) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 16:42
S74	37	(DMA with PCI with (reconfig\$6 FPGA PLD PLA MCM)) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 16:52
S75	177	(DMA with (reconfig\$6 FPGA PLD PLA MCM)) and (emulat\$4 simulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 16:52
S76	140	S75 not S74	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 17:52
S77	1	"6321366".pn.	USPAT	OR	OFF	2005/06/06 17:56

S81	1	US20020152060\$A	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 18:18
S82	4	("5838948" "5815688").pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/06 18:18
S83	1	"5450551".pn.	USPAT	OR	OFF	2005/06/06 19:53
S84	28	(US-5937179-\$ or US-5684721-\$ or US-5329471-\$ or US-6691268-\$ or US-6836877-\$ or US-5546562-\$ or US-6356862-\$ or US-6223144-\$ or US-6188975-\$ or US-5663900-\$ or US-6202044-\$ or US-6286114-\$ or US-6182247-\$ or US-6212489-\$ or US-6052524-\$ or US-6075935-\$ or US-6209120-\$ or US-5572437-\$ or US-6298320-\$ or US-6108494-\$ or US-5838948-\$ or US-5815688-\$ or US-5968161-\$ or US-5661662-\$ or US-5970240-\$ or US-6094532-\$).did. or (US-6286128-\$ or EP-453171-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/08 16:51
S85	9	S84 and (plural\$5 and reconfig\$8)	USPAT; DERWENT	OR	OFF	2005/06/07 14:48
S86	1105	FPGA with interconnect\$4	USPAT; DERWENT	OR	OFF	2005/06/07 15:06
S87	9	S86 and (hyper-cube hypercube)	USPAT; DERWENT	OR	OFF	2005/06/07 15:07
S88	136	series adj FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 15:27
S89	0	(series adj interconnect\$4) with FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 15:27
S90	21	(series with interconnect\$4) with FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 15:28
S91	22	daisy with chain with FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 15:33
S92	165	703/20.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 17:45
S93	1926	719/312,313,318,319,310.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 17:47

S94	4	S93 and unix and (verilog vhdI (hardware adj descript\$6 adj language))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 17:49
S95	10	S93 and (verilog vhdI (hardware adj descript\$6 adj language)) and (simulat\$4 emulat\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 17:52
S96	15	S93 and (verilog vhdI (hardware adj descript\$6 adj language))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 17:51
S97	330	S93 and (simulat\$4 emulat\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 18:13
S98	2	"5109353".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/07 18:13
S99	10	software with hardware with pointer with mapping	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:01
S100	1129	hardware with software with mapp\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:01
S101	349	S100 and pointer	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:01
S102	339	S101 not S99	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:04
S103	40	(control with logic) and ((data-in with pointer with logic) or (data-in with latch with logic))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:06
S104	9	(control with logic) and ((data-in with pointer with logic))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:07

S10 5	4	(pointer with based) same (hardware with software with mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 11:08
S10 6	17	(pointer) same (hardware with software with mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/08 16:50
S10 7	28	(US-5937179-\$ or US-5684721-\$ or US-5329471-\$ or US-6691268-\$ or US-6836877-\$ or US-5546562-\$ or US-6356862-\$ or US-6223144-\$ or US-6188975-\$ or US-5663900-\$ or US-6202044-\$ or US-6286114-\$ or US-6182247-\$ or US-6212489-\$ or US-6052524-\$ or US-6075935-\$ or US-6209120-\$ or US-5572437-\$ or US-6298320-\$ or US-6108494-\$ or US-5838948-\$ or US-5815688-\$ or US-5968161-\$ or US-5661662-\$ or US-5970240-\$ or US-6094532-\$).did. or (US-6286128-\$ or EP-453171-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/08 16:51
S10 8	6	S107 and pointer	USPAT; DERWENT	OR	OFF	2005/06/08 16:54
S10 9	215	hardware with software with pointer	USPAT; DERWENT	OR	OFF	2005/06/08 16:54
S11 0	18	S109 with (simulat\$4 emulat\$4 model\$6)	USPAT; DERWENT	OR	OFF	2005/06/08 19:47
S11 1	1	"5867541".pn.	USPAT	OR	OFF	2005/06/08 19:53
S11 2	4	("5649176" "5659716" "5761097" "6009531").pn.	USPAT	OR	OFF	2005/06/08 19:54
S11 3	1072	delay with insensitive	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:18
S11 5	476	delay adj3 insensitive	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:18
S11 6	58	(delay adj3 insensitive) with asynchronous	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:23
S11 7	41	(timing with insensitive) same (trigger latch)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:25
S11 8	501	(timing with insensitive)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:25
S11 9	17	S118 and ((glitch adj2 free) or glitchless)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:28
S12 0	510	(glitch near free) and (trigger or latch or flip\$flop)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:28
S12 1	521	(glitch with free) and (trigger or latch or flip\$flop)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:30
S12 2	218	(glitch with free) same (trigger or latch or flip\$flop)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:46
S12 3	10	((gated or derived) near clock) same ((glitch adj less) or glitchfree or (glitch adj free) or glitchless)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 12:49

S12 4	9	FPGA same (external adj I/O) same simulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:32
S12 6	9	reconfig\$6 same (external adj I/O) same simulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:32
S12 7	9	(PLA PLD FPGA MCM) same (external adj I/O) same simulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:33
S12 8	0	(PLA PLD FPGA MCM) same (external adj device) same simulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:33
S12 9	0	FPGA same (external adj device) same simulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:33
S13 0	0	FPGA same (external adj device) same (simulat\$4 emaulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:33
S13 1	9	FPGA same (external adj I/O) same (emaulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:34
S13 2	48	FPGA same (external adj I/O)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:34
S13 3	39	S132 not S126	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:38
S13 5	138	(external with I/O) with (simulat\$4 emaulat\$4 model\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:39
S13 7	129	S135 not S132	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:51

S13 8	1	read write multiple FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	OFF	2005/06/09 15:52
S13 9	0	(multiple with FPGA) same (access interface I/O read write)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	OFF	2005/06/09 15:52
S14 0	274	(multiple with FPGA) same (access interface I/O read write)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/09 15:52
S14 1	13	("5497498" "5535342" "5539330" "5583749" "5603043" "5628028" "5784636" "5788669" "5794062" "5991822" "5999990" "6185484" "6230307").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 16:04
S14 2	21	bus with selector with FPGA	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 16:10
S14 3	175	bus with selector and FPGA	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:54
S14 4	184	703/28.ccls.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:55
S14 5	331	703/21.ccls.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:55
S14 6	18	S145 and FPGA	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:57
S14 7	537	703/26,19.ccls.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:57
S14 8	65	S147 and (FPGA reconfig\$6 PLA PLD MCM)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/09 17:58
S15 0	40	(US-6169422-\$ or US-5387825-\$ or US-5808486-\$ or US-5539330-\$ or US-5109353-\$ or US-5329471-\$ or US-5363501-\$ or US-5546562-\$ or US-5572437-\$ or US-5661662-\$ or US-5663900-\$ or US-5684721-\$ or US-5815688-\$ or US-5838948-\$ or US-5905883-\$ or US-5911059-\$ or US-5937179-\$ or US-5968161-\$ or US-5970240-\$ or US-6052524-\$ or US-6075935-\$ or US-6094532-\$ or US-6108494-\$ or US-6182247-\$ or US-6188975-\$ or US-6202044-\$).did. or (US-6209120-\$ or US-6212489-\$ or US-6223144-\$ or US-6286114-\$ or US-6298320-\$ or US-6356862-\$ or US-6691268-\$ or US-6766284-\$ or US-6836877-\$ or US-5535342-\$ or US-5603043-\$ or US-6304903-\$).did. or (EP-453171-\$ or US-6286128-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/10 14:14

S15 1	40	(US-6169422-\$ or US-5387825-\$ or US-5808486-\$ or US-5539330-\$ or US-5109353-\$ or US-5329471-\$ or US-5363501-\$ or US-5546562-\$ or US-5572437-\$ or US-5661662-\$ or US-5663900-\$ or US-5684721-\$ or US-5815688-\$ or US-5838948-\$ or US-5905883-\$ or US-5911059-\$ or US-5937179-\$ or US-5968161-\$ or US-5970240-\$ or US-6052524-\$ or US-6075935-\$ or US-6094532-\$ or US-6108494-\$ or US-6182247-\$ or US-6188975-\$ or US-6202044-\$).did. or (US-6209120-\$ or US-6212489-\$ or US-6223144-\$ or US-6286114-\$ or US-6298320-\$ or US-6356862-\$ or US-6691268-\$ or US-6766284-\$ or US-6836877-\$ or US-5535342-\$ or US-5603043-\$ or US-6304903-\$).did. or (EP-453171-\$ or US-6286128-\$).did.	USPAT; DERWENT	OR	OFF	2005/06/10 14:14
S15 2	21	S151 and (behavior\$3)	USPAT; DERWENT	OR	OFF	2005/06/10 14:40
S15 3	27	S151 and (condition\$4 if-then)	USPAT; DERWENT	OR	OFF	2005/06/10 14:51
S15 4	27	S151 and (condition\$4 "if-then")	USPAT; DERWENT	OR	OFF	2005/06/10 14:52
S15 8	2	S151 and ("if-then"\$)	USPAT; DERWENT	OR	OFF	2005/06/10 14:53
S15 9	134	("if-then"\$) and (emulat\$4)	USPAT; DERWENT	OR	OFF	2005/06/10 17:01
S16 0	6594	((emulat\$4 hardware) with interrupt\$4) and ((software simulat\$4))	USPAT; DERWENT	OR	OFF	2005/06/10 17:02
S16 1	4885	((emulat\$4 hardware) with interrupt\$4) and ((software simulat\$4) with interrupt\$4)	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	OFF	2005/06/12 12:14
S16 2	892	(emulat\$4 simulat\$4) and (hardware with interrupt\$5 with software)	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 13:54
S16 3	12	(emulat\$4 simulat\$4) and (hardware with initiated with interrupt\$5 with software)	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 12:15
S16 4	6	"if-then"\$ with interrupt\$6	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 15:12
S16 5	3	"09/918600"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 12:44
S16 6	88	(PLD FPGA PLA reconfig\$9) with hardware with interrupt\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 12:44
S16 7	18	("3891974" "5274831" "5511217" "5884023" "5960191" "6055649" "6075941" "6085336" "6173386" "6289300" "6370606" "6385742" "6385747" "6446221" "6522985" "6564339" "6567933" "6681341").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:03

S16 8	2656	emulat\$ with (interrupt\$6 condition\$4)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:07
S17 0	305	S168 and (FPGA PLA PLD)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:04
S17 1	3	emulat\$ with (interrupt\$6) with ("test-bench" testbench)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:07
S17 2	3	emulat\$ with (interrupt\$6) with ("test-rig" simulator)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:10
S17 3	15	emulat\$ with (interrupt\$6) with (suspend wait resume)	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:10
S17 4	7	("5103394" "5666519" "5678028" "5737579" "5761477" "5815688" "6047381").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:11
S17 5	9	("4638423" "5077657" "5459872" "5493672" "5546562" "5551013" "5572710" "5574927" "5600579").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:20
S17 6	12	(hardware with interrupt near software) same emulat\$4	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:20
S17 7	3	("5737516" "5828824" "6324684").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:29
S17 8	1442	FPGA and debug\$5	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:30
S17 9	176	FPGA with debug\$5	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 13:30
S18 0	68	(hardware with software with (co-verification coverification))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:37
S18 1	107	(hardware with software with (co-simulation cosimulation))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:37
S18 2	16	S180 and S181	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:37
S18 3	159	S180 or S181	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:37
S18 4	79	S183 and interrupt	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 13:38

S18 5	35	(emulat\$4 simulat\$4) and ((hardware with breakpoint\$5) near software)	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 13:54
S18 6	2	hardware near interrupt\$4 near service near software	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/12 14:42
S18 7	0	hardware adj interrupt\$4 adj service adj software	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/12 14:42
S18 8	279	hardware with interrupt\$4 with service with software	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/06/12 14:43
S18 9	0	("2004/0088150").URPN.	USPAT	OR	OFF	2005/06/12 14:45
S19 0	47	(US-20040088150-\$).did. or (US-5109353-\$ or US-5329471-\$ or US-5363501-\$ or US-5387825-\$ or US-5535342-\$ or US-5539330-\$ or US-5546562-\$ or US-5572437-\$ or US-5603043-\$ or US-5661662-\$ or US-5663900-\$ or US-5684721-\$ or US-5808486-\$ or US-5815688-\$ or US-5838948-\$ or US-5905883-\$ or US-5911059-\$ or US-5937179-\$ or US-5968161-\$ or US-5970240-\$ or US-6052524-\$ or US-6075935-\$ or US-6094532-\$ or US-6108494-\$ or US-6169422-\$ or US-6182247-\$).did. or (US-6188975-\$ or US-6202044-\$ or US-6209120-\$ or US-6212489-\$ or US-6223144-\$ or US-6286114-\$ or US-6298320-\$ or US-6304903-\$ or US-6356862-\$ or US-6691268-\$ or US-6766284-\$ or US-6836877-\$ or US-5600579-\$ or US-5870588-\$ or US-5937185-\$ or US-3891974-\$ or US-5594890-\$ or US-6057706-\$).did. or (EP-453171-\$ or US-6286128-\$).did.	US-PGPUB; USPAT; DERWENT	OR	OFF	2005/06/12 14:52
S19 1	26	S190 and interrupt	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 15:01
S19 2	280	hardware with behavior with process\$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 15:03
S19 3	112	S192 and emulat\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/12 15:03
S19 5	2	"if-then-else"\$ with interrupt\$6	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 15:13

S19 6	16	"if-then-else"\$ with hardware	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 15:15
S19 7	1	"if-then-else"\$ with emulat\$	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/06/12 15:15
S19 8	38	("4638423" "5077657" "5459872" "5493672" "5546562" "5551013" "5572710" "5574927" "5600579").PN. OR ("5838948").URPN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 15:35
S19 9	1	"5815688".pn.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 15:53
S20 0	513	(FPGA hardware) with implement\$ with interrupt	US-PGPUB; USPAT; USOCR	OR	OFF	2005/06/12 15:54
S20 1	41	buza.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 09:55
S20 2	7	bunza.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 09:55